Abstract-As technology advances and the number of interconnections among modules rapidly increases, timing closure, and design convergence are the most important concerns. Hence, it is desirable to consider interconnect optimization as early as possible. Previous work for this issue can be classified into two directions: wire planning and buffer-block planning for interconnect-driven floorplanning. Wire planning for interconnect-driven floorplanning does not consider buffer insertion, and buffer-block planning for interconnect-driven floorplanning cannot overcome the limitation of a bad initial floorplan. In this paper, we first address simultaneous floorplanning and buffer-block planning (i.e., integrating buffer-block planning into floorplanning) for interconnect optimization. We adopt simulated annealing to refine a floorplan so that buffers can be inserted more effectively. In each iteration, we construct a routing tree for each net, allocate buffers for all nets, introduce corresponding buffer blocks into the intermediate floorplan, and invoke Lagrangian relaxation to optimize area and satisfy timing requirements. Further, in order to reduce the problem size, we present supermodule partitioning which partitions modules into supermodules. Experimental results show that our method of integrating buffer-block planning into floorplanning can significantly improve the interconnect delay and reduce the number of buffers needed. Based on a set of MCNC benchmark circuits, our approach achieves an average success rate of 86.1% of nets meeting timing constraints, inserts only 272 buffers on average, and consumes an average extra area of only 0.28% over the given floorplan, compared with the average success rate of 62.6%, 1123 buffers, and extra area of 1.05% resulted from a famous recent work presented at ICCAD'99.
Simultaneous Floorplan and Buffer-Block Optimization conventional design flow deals with interconnect optimization at the routing or the postrouting stage. When the amount of communication among modules rapidly increases, it is almost impossible to remedy interconnect during or after routing, since most silicon and routing resources are occupied. Therefore, we should optimize interconnect as early as possible. Previous work for this issue can be classified into two directions: wire planning and buffer-block planning for interconnect-driven floorplanning.
Wire planning for interconnect-driven floorplanning tries to measure the impact of wiring or to plan interconnect at the floorplanning stage [4] . However, this method considers only wires; other useful techniques, e.g., buffer insertion, were not included. On the other hand, buffer-block planning for interconnect-driven floorplanning manages buffer-blocks for a given floorplan [5] , [11] , [14] . Previous work has shown that buffer insertion is an effective and widely used technique to improve interconnect delay, especially for global signals [1] , [13] . (For example, over 85% of global nets in Intel Itanium microprocessors are buffered to reshape signals [9] .) Because buffers consume silicon resource, it is too difficult to insert a large number of buffers individually after placement or routing when most silicon and routing resources are occupied. The induced area may significantly change the floorplan and placement, thus causing problems in timing closure and design convergence. To tackle this problem, researchers tried to consider buffer insertion during postfloorplanning (not during routing or postrouting) [5] , [11] , [14] . For a given floorplan, channels and dead spaces are used as buffer blocks, which accommodate buffers. Cong et al. first consider this issue in [5] ; they derive feasible region formulas to determine where to insert buffers to meet timing requirements and propose a greedy algorithm to plan buffer blocks in a slicing floorplan. Sarkar et al. also consider routability and address the concept of independent feasible regions (feasible regions of buffers for a net do not influence each other) in [11] . Tang and Wong optimally plan as many buffers into buffer blocks as possible for all nets, each with one buffer in [14] . Moreover, [5] and [11] expand channels to provide more buffers, if necessary. However, if the given floorplan is not good enough, channel expansion would result in much area overhead. Hence, this kind of strategy is limited by the quality of a given floorplan. Although [5] claims their approach can be applied to slicing and nonslicing floorplans, channel expansion can be adopted only when the channel definition is certain. For slicing floorplans, each channel is explicitly shown in the representation, e.g., slicing floorplan trees [16] . However, a channel may implicitly be defined in a nonslicing floorplan. Hence, channel 0278-0070/04$20.00 © 2004 IEEE expansion cannot easily be applied to nonslicing floorplans. Alpert et al. proposed buffer-site methodology in [3] , allocating buffers into empty silicon area inside macroblocks. However, placing buffers inside macroblocks requires one to consider the interaction between logic and interconnect. Therefore, buffers are typically inserted outside macroblocks [9] .
Previous work for interconnect-driven floorplanning does not integrate buffer insertion into floorplanning. Existing work for buffer-block planning for interconnect-driven floorplanning cannot break through the limitation by a bad floorplan. In this paper, we first study simultaneous floorplanning and buffer-block planning (FBP) to conquer the weakness of the above. (In industry, this idea was considered for Intel Itanium microprocessor design [9] .) We present an algorithm that simultaneously considers FBP for a general floorplan. Our method adopts the simulated annealing mechanism to refine the floorplan so that buffers can be inserted more effectively. In each iteration, we construct a routing tree for each net, allocate buffers for all nets, introduce corresponding buffer blocks into the intermediate floorplan, and invoke Lagrangian relaxation to optimize area and satisfy timing requirements. Further, in order to reduce the problem size, we present supermodule partitioning which partitions modules into supermodules.
Experimental results show that our method of integrating buffer-block planning into floorplanning can significantly improve the interconnect delay and reduce the number of buffers needed. Based on a set of MCNC benchmark circuits, our approach achieves an average success rate of 86.1% of nets meeting timing constraints, insert only 272 buffers on average, and consumes an average extra area of only 0.28% over the given floorplan, compared with the average success rate of 62.6%, 1123 buffers, and extra area of 1.05% resulted from the recent work in [5] .
The rest of this paper is organized as follows. Section II gives the problem formulation of simultaneous FBP. Section III introduces the concept of a nonslicing floorplan representation, independent feasible regions, and basic buffer-block planning. We detail Lagrangian relaxation-based buffer-block planning and supermodule partitioning in Section IV and the simulated annealing algorithm in Section V. Experimental results are discussed in Section VI. Section VII concludes this paper.
II. PROBLEM FORMULATION
In this section, we give our problem formulation. We define the simultaneous FBP problem as follows.
• Problem: The simultaneous FBP problem.
• Objective: Minimize area overhead, subject to timing requirements.
• Inputs: An initial floorplan, multiterminal nets, and their timing requirements, buffer library, technology file.
• Outputs: A floorplan with buffer-block planning. [12] . These parameters were also used in [5] and [11] . The notation is used throughout this paper. 
III. PRELIMINARIES
This section first introduces the sequence-pair representation of a nonslicing floorplan [10] and the concepts of independent feasible regions [11] . We then propose our approach for bufferblock planning on two-terminal nets.
A. Sequence-Pair Representation
We adopt the sequence-pair representation [10] for a general floorplan. A sequence pair of a set of modules is a pair of sequences formed by module names. For example, given a set of modules is a sequence pair of these modules, as shown in Fig. 1(a) . Based on the following properties, we can retrieve the topology relations between modules.
• H-constraint: If , module is on the right side of module .
• V-constraint: If , module is below module . We can accordingly construct the horizontal and vertical constraint graphs, and . In , we construct a node for each module and two additional nodes and . Except and whose weights are zero, each node in is weighted as the width/height of the corresponding module. The edges are constructed by the following rules.
• There exists an edge from to in iff .
• There exists an edge from to in iff . In addition, edges from to zero-indegree nodes and from zero-outdegree nodes to are added. Fig. 1(b) illustrates the corresponding constraint graphs of the sequence pair . The -coordinate ( -coordinate) of the bottom-left corner of each module can be computed by the longest path length from to the module node in . Hence, if a dummy module replaces and an additional edge from the dummy module to is added in , the x-coordinate ( -coordinate) of the bottom-left corner of the dummy module equals the width (height) of the packing. By a sequence of the following two kinds of perturbations, an arbitrary sequence pair can change to a given one.
• Exchange two modules in the first sequence.
• Exchange two modules in both sequences.
B. Independent Feasible Region
In this section, we present the computation of independent feasible regions proposed by [11] . The independent feasible region of a buffer is the region where the buffer can be placed to meet the timing requirement of the net, while the other buffers are placed within their respective independent feasible regions.
Given a wire segment of length with driver resistance , load capacitance , wire resistance per unit length , and wire capacitance per unit length , its Elmore delay is calculated by Assume that is the buffer output resistance, and is the buffer input capacitance. Let denote the Elmore delay of a two-terminal net of length with buffers inserted, where is the distance between the driver and the th buffer. The buffer locations under the optimal delay are where
The width of the independent feasible region of a buffer means the maximum tolerable range around the optimum location of the buffer. In [11] , the independent feasible region of width for the th buffer of a net is defined as such that and , where denotes the timing requirement associated with net . Moreover, if , the width of the independent feasible region for each buffer of net is On the other hand, in [5] , the minimum number of buffers required to meet the timing requirement for a net of length is where
C. Basic Buffer-Block Planning
In this section, we propose the basic idea of our buffer-block planning for two-terminal nets. (Multiterminal nets will be considered later.) Fig. 2(a) shows the independent feasible regions of two buffers on a two-terminal net . Based on the formulas shown in the previous subsection, the routing of a two-terminal net should be a monotonic route restricted in the bounding box of its terminals. The independent feasible region of the th buffer is a hexagon or a degenerated hexagon bounded by the bounding box and two parallel lines of slope or . The respective distance from the source terminal to these parallel lines are and . A buffer block is a rectangular region consisting of buffers, provided by dead spaces and/or channels. As shown in Fig. 2(a) , each buffer is inserted into a buffer block with which its independent feasible region overlaps. For the first buffer, its independent feasible region intersects the dead space , thus, it is assigned to the buffer block . If there are many choices, we first assign it to the one with the most overlapped area. For the second buffer, there is no dead space intersecting its independent feasible region, thus it is assigned to the channel (between modules and ), which is nearest to its independent feasible region. After all buffers for all nets are allocated, the region of each buffer block is determined as the bounding rectangle of the inserted buffers. We then treat a buffer block as a soft module, and insert the node into the constraint graphs accordingly. See Fig. 2(b) for an illustration. Since we remove all transitive edges before processing, inserting a buffer-block node into the constraint graph needs only linear time. We will reshape the floorplan by Lagrangian relaxation detailed in Section IV.
IV. LAGRANGIAN RELAXATION-BASED BUFFER-BLOCK PLANNING
In this section, we detail buffer-block planning for an intermediate floorplan. We construct a routing tree for each net, assign buffer blocks (extended from the basic idea introduced in Section III), reshape the floorplan using the Lagrangian relaxation technique, partition the floorplan into supermodules, and, finally, summarize our buffer-block planning procedure.
A. Routing Tree Construction
For an intermediate floorplan, we first construct a routing tree for each multiterminal net. At the floorplanning stage, detailed timing information is not available. Thus, our goal is to construct a timing-aware routing tree for each net.
We adopt the AHHK heuristic presented by [2] to combine Dijkstra's shortest path algorithm with Prim's minimum spanning tree one [6] . The generated tree directly tradeoffs between radius and wire length. The initial tree is then converted to a Steiner tree by removing overlapped edges based on the algorithm proposed in [7] . Fig. 3(a) shows an example of a multiterminal routing tree, the longest path (source sink2 sink3) is indicated by the bold line. (Alternative tree construction approaches can also be used instead.) Based on the formulas described in Section III-B, we can check whether an optimal buffered routing tree can satisfy its timing requirement, i.e.,
. We record these unsatisfied nets, which do not meet timing requirements, even with optimally inserted buffers, and do not plan buffers for them (since the timing of those nets cannot be satisfied).
B. Buffer-Block Planning
A multiterminal routing tree can be seen as a combination of several two-terminal routing segments. Hence, our buffer-block planning for multiterminal nets is extended from the basic buffer-block planning for two-terminal nets presented in Section III-C.
After checking whether a routing tree can satisfy its timing requirement, we record unsatisfied nets and do not plan buffers for them. For the rest of the nets, we process path by path (from the longest to the shortest) in each routing tree. Based on the formulas in Section III-B, we obtain the number of buffers needed for the longest path, the optimal distance from the source terminal to each buffer, and the width of independent feasible region. We then determine the independent feasible region of each buffer on each path according to the above information. Fig. 3(b) shows the independent feasible regions of buffer assignment for the routing tree given in Fig. 3(a) . In this case, the longest path (source sink2 sink3) requires two buffers, and the path from the source to sink1 does not need buffers. To preserve the topology, the independent feasible region of each buffer is further restricted to the bounding box of the two nearest Steiner tree nodes. If the independent feasible region covers some tree node, the tree node plays the role of the buffer. As shown in Fig. 3(b) , the independent feasible region of the first buffer is subject to the nearest tree nodes, and the second Fig. 3. (a) The routing tree for a multiterminal net, where the longest path (source ! sink2 ! sink3) is highlighted by the bold line. We process the tree path by path, from the longest to the shortest. (b) The path from the source to sink3 requires two buffers; the corresponding independent feasible region of the first buffer is shown by the shaded hexagon, and the second buffer is covered by sink2. (c) The resulting buffer assignment for the longest path; the first buffer is assigned to the buffer block f , and the second buffer is taken by sink2.
buffer is replaced by the sink2 terminal. Similar to the basic buffer-block planning for two-terminal nets, we assign buffers into a dead space that intersects their independent feasible regions with the most area or into the nearest channel; as shown in Fig. 3(c) , the first buffer is assigned to the buffer block .
After allocating buffers for all nets, we introduce buffer blocks as soft modules into constraint graphs. These buffer blocks may occupy dead spaces or be inserted into channels. Their areas equal the bounding areas of inserted buffers. Previous work generates buffer blocks before buffer assignment; however, we generate buffer blocks after buffer assignment and, thus, the area of buffer blocks can properly be controlled, especially for the buffer blocks in channels.
C. Lagrangian Relaxation
We adopt the Lagrangian relaxation technique to reshape the floorplan. After buffer allocation, contains modules nodes and buffer-block nodes. The first nodes indicate modules, and the other nodes indicate buffer blocks. Each module or buffer block has its bottom-left corner -coordinate , bottom-left corner -coordinate , area , width , height , maximum width , and minimum width . In addition, inspired by [17] to facilitate area calculation, we add one dummy node labeled to and . As indicated in Fig. 4(b) , each edge directed to is altered to the dummy node, and an additional edge from to is added. As mentioned in Section III-A, equals the width (height) of the packing. There are multiterminal nets.
denotes the timing requirement of net , and denotes the longest path delay in the routing tree of net .
Hence, we may formulate the geometric program (primal problem) to minimize the total area subject to timing requirements as follows.
Minimize Subject to
Because the objective function and the constraints are all posynomial [15] , we can apply Lagrangian relaxation to solve the problem by introducing one nonnegative Lagrange multiplier for each constraint. Therefore, the Lagrangian relaxation subproblem is given by
Minimize

Subject to
The objective function of is the Lagrangian function . We have the following theorem to simplify the Lagrangian function. The delay of net , is given by where is the longest path in the routing tree of net has segments, thus, buffers inserted, is the driver resistance at is the load capacitance at is the Manhattan distance between the buffer at and the buffer at of net is the delay associated with the edge , and is the buffer delay. We assume that a sink terminal of a net can be a driver for other sink terminals, and the driver delay of the sink terminal equals the buffer delay . Therefore, the timing constraints can be rewritten as where For two consecutive edges and in
Since the first order derivative of with respect to equals 0, we have and are consecutive edges in . This theorem thus follows.
The Lagrangian dual problem ( ) is to find a vector of Lagrange multipliers such that the optimal solution of is also the optimal solution of .
Maximize
Subject to in the optimality conditions where
We only need to consider those multipliers satisfying the optimality conditions. We iteratively adjust multipliers by the subgradient optimization method as follows:
where and is the step-size sequence that satisfies and (e.g., ). After applying the subgradient optimization method, Lagrange multipliers change to a new vector, thus, the new vector needs to be projected back to the nearest point by the 2-norm measure and to meet the optimality conditions.
D. Supermodule Partitioning
After Lagrangian relaxation, we partition the floorplan into supermodules to reduce the problem size for simulated annealing. At a high temperature, the size of a supermodule is small so that the simulated annealing can freely refine the floorplan. When the temperature is cooling down (the floorplan is settled down at a low temperature), the size of a supermodule is adjusted to a larger value. A supermodule holds the following two properties.
• A supermodule is a set of modules in the floorplan.
• The nets between any pair of modules in a supermodule meet timing requirements. An extreme case is all modules in one supermodule, i.e., all nets meet timing requirements. Note that buffer blocks in a supermodule will be considered for buffer-block planning in the next iteration, and supermodules are considered as hard modules. Fig. 5 summarizes the procedure of supermodule partitioning. 
E. Summary on Buffer-Block Planning
V. SIMULTANEOUS FLOORPLANNING AND BUFFER-BLOCK PLANNING (FBP)
In this section, we shall present our simultaneous FBP algorithm for the FBP problem. The FBP algorithm is based on simulated annealing and provides a mechanism to refine the floorplan. After perturbing the floorplan, FBP invokes the bufferblock planning procedure to plan buffers.
A. Solution Perturbation
A feasible nonslicing floorplan, without overlapping modules, can be represented by a sequence pair. We adopt the following four operations to perturb a sequence pair to another.
• Op1: Exchange two modules in the first sequence.
• Op2: Exchange two modules in both sequences.
• Op3: Rotate a module.
• Op4: Relax a supermodule.
Op1 swaps two modules in the first sequence only. Op2 swaps two modules in both sequences. Op3 rotates a module; eight orientations (with pin considerations) are configured for each module. Op4 relaxes a supermodule (decluster some modules in a supermodule). We perturb a solution with the guidance of the current solution. Hence, with a probability adjusted by temperature and the solution quality, the related modules of the unsatisfied nets are chosen as candidates for perturbation.
B. Cost Function
As given in Section II, the objective of the FBP problem is to find a floorplan with planned buffer blocks such that all timing requirements are satisfied and the area growth is minimized. Hence, a floorplan is evaluated by its cost combined by area and timing as follows.
where is a user specified parameter, is the set of nets, is the delay of net after buffer-block planning, is the timing requirement of net , and denotes the positive part of , i.e., . The first part of cost is the area consumed by the floorplan, including currently existing buffer blocks. The second part of the cost reflects the timing penalty paid for unsatisfied nets. The multiplier means the area equivalent of time. In experiments, is set to balance the area cost and timing penalty. The simulated annealing process gradually minimizes the cost.
C. Annealing Schedule
The annealing schedule controls the acceptance rate of uphill moves, neighboring solutions with higher costs. The initial temperature is set as , where is the average cost change of a random sequence of moves, and is the initial probability of accepting uphill moves. In the beginning, the temperature is high; hence, is initially set very close to 1. After each iteration, the temperature is reduced by a factor . The annealing process ends up when the temperature cools down below .
D. Overall Algorithm
The simulated annealing process begins from a random feasible floorplan . Buffer blocks are accordingly planned as described in Section IV. FBP then perturbs the floorplan using the aforementioned four operations. After each move, buffer blocks are planned according to the new floorplan. The process terminates when the solution is frozen, the temperature is too low, or the runtime is too long. Fig. 7 summarizes the FBP algorithm. In line 1, the initial floorplan is extracted from the benchmark circuits. In lines 5-31, FBP perturbes the floorplan from one to another until any of the conditions given in line 31 is satisfied.
VI. EXPERIMENTAL RESULTS
We implemented the FBP algorithm in the C language on a 166-MHz Sun UltraSPARC I workstation. The parameters used in the experiments are based on 0.18-m technology (see Table I ). Note that this set of parameters were also used in [5] .
The statistics of benchmarks are outlined in Table II . It should be noted that, as presented earlier, our approach can handle multiterminal nets directly. For a comparative study, however, we used the two-terminal nets obtained in [5] by splitting from multiterminal nets; the timing requirements are also generated by [5] from -. The experiments of [11] are based on different parameters and delay bounds (randomly generated within the same interval -), so we listed the results of the RBP algorithm in [11] only for the reader's reference. The experimental results are summarized in Table III . The second column shows the number of nets meeting timing requirements (# nets meet) and that of total nets in a circuit (Tot. # nets). The third column gives the percentages of nets meeting the timing constraints. Column 4 lists the number of buffers inserted (# buffers). Column 5 gives the percentages of extra areas over the given floorplans for buffer insertion. We [5] . In [5] , BBP plans buffer blocks during postfloorplanning for two-terminal nets in a given slicing floorplan. (Note that FBP can handle multiterminal nets and general floorplans.) For fair comparison, FBP adopts buffer-block planning for two-terminal nets. In addition, FBP converts the given slicing floorplan into the corresponding sequence pair representation before processing. Runtime comparisons are not shown in this table because FBP not only planned buffer blocks but also refined floorplans. Further, BBP and FBP ran on different machines. For these benchmarks, the running times of FBP ranged from 1 min for the smallest circuit apte to about 35 min for the largest circuit playout. The results show that our method of integrating buffer-block planning into floorplanning can significantly improve the interconnect delay and reduce the number of buffers needed. FBP achieves an average success rate of 86.1% of nets meeting timing constraints, insert only 272 buffers on average, and consumes an average extra area of only 0.28% over the given floorplan, compared with the average success rate of 62.6%, 1123 buffers, and extra area of 1.05% resulted from BBP.
VII. CONCLUDING REMARKS
In this paper, we have addressed the issue of simultaneous FBP for interconnect optimization at the floorplanning stage. Experimental results have shown that our method can significantly improve the interconnect delay and reduce the number of buffers needed. For simultaneous FBP, besides interconnect delay, routing congestion and crosstalk could also be investigated in the future.
